You are browsing the archive for OS-VVM in general.

Announcing OSVVM™ 2016.11a

December 16, 2016 in Announcement, OS-VVM in general

2016.11a is a minor release. The only file that changed is VendorCovApiPkg_Aldec.vhd. There was a bug in one of the attributes that has been fixed and verified.

VendorCovApiPKg simplifies the connection between OSVVM functional coverage a vendor’s internal functional coverage database. The operation of the API is simple. Within OSVVM, all calls to create a functional coverage model (AddBins and AddCross) and record coverage (ICover) are forwarded to a simulator via VendorCovApiPkg. The simulator can use these calls to create an internal version of the functional coverage model and record the coverage.

VendorCovApiPkg_Aldec.vhd works with Riviera-PRO 2016.10. Aldec anticipates that the next release of Active-HDL will support VendorCovApiPkg_Aldec.vhd.

The heart of VendorCovApiPkg is covered in two pages of VendorCovApiPkg_user_guide.pdf.

OSVVM Webinar December 15 and Classes

December 13, 2016 in Announcement, Event, OS-VVM in general

Webinar From OSVVM to UCIS Database. Thursday December 15, 2016

When a simulator records functional coverage internally, it gains the ability to correlate the functional coverage with its verification planning tools and share that information with safety critical tools.

The 2016.11 release of Open Source VHDL Verification Methodology (OSVVM) adds an API to record OSVVM Functional Coverage directly into a simulator’s UCIS database.

This task has been on our todo list for quite some time. UCIS is complicated. Fortunately the engineers at Aldec were up to creating an initial implementation. Together we revised it.

Join OSVVM architect and VHDL trainer, Jim Lewis, and Aldec Software Product Manager, Radek Nawrot, for a presentation and demonstration of how to add this capability to your VHDL testbench.

Europe Session 3-4 pm CET 6-7 am PST 9-10 am EST Enroll with Aldec
US Session 11 am -12 noon PST 2-3 pm EST 8-9 pm CET Enroll with Aldec

OSVVM World Tour Training Dates

VHDL Testbenches and Verification – OSVVM+ Boot Camp

Learn the latest VHDL verification techniques including transaction level modeling (tlm), self-checking, scoreboards, memory modeling, functional coverage, directed, algorithmic, constrained random, and intelligent testbench test generation. Create a VHDL testbench environment that is competitive with other verification languages, such as SystemVerilog or ‘e’. Our techniques work on VHDL simulators without additional licenses and are accessible to RTL engineers.

January 16-20 and January 30-February 3 Web Class Enroll with SynthWorks
February 20-25 Freiburg, Germany Enroll with PLC2
March 6-10 Nordic Region Enroll with FirstEDA
March 13-17 and March 27-31 Web Class Enroll with SynthWorks
April 17-21 and May 1-5 Web Class Enroll with SynthWorks
May 8-12 Freiburg, Germany Enroll with PLC2
May 22-26 Bracknell, UK Enroll with FirstEDA

Announcing OSVVM™ 2016.11

December 9, 2016 in Announcement, OS-VVM in general

New Capability Summary

  • Link OSVVM Functional Coverage to a simulator’s UCIS database
  • Data checking using scoreboards
  • Transaction interfaces using records
  • Testbench synchronization utility

This adds the packages VendorCovApiPkg, ScoreboardGenericPkg, TbUtilPkg, and ResolutionPkg.

Link OSVVM Functional Coverage to a Simulator’s UCIS Database

When a simulator records functional coverage it gains the ability the ability to correlate the functional coverage with its verification planning tools and share that information with safety critical tools.

The 2016.11 release adds an API to record OSVVM Functional Coverage a simulator’s UCIS database.

This task has been on our todo list for quite some time.   UCIS is complicated.   Fortunately the engineers at Aldec were up to creating an initial implementation.  Together we revised it.   Currently there are two packages in OSVVM:  VendorCovApiPkg.vhd (a nominal implementation which leaves OSVVM and the simulator disconnected) and VendorCovApiPkg_Aldec.vhd (which connects OSVVM Functional Coverage to Aldec simulators).

The operation of the API is simple. Within OSVVM, all calls to create a functional coverage model (AddBins and AddCross) and record coverage (ICover) are forwarded to a simulator via VendorCovApiPkg. The simulator can use these calls to create an internal version of the functional coverage model and record the coverage.

Now that we have an implementation pattern I look forward to working with other simulator vendors to integrate in their tools.  The heart of VendorCovApiPkg is covered in two pages of VendorCovApiPkg_user_guide.pdf.

I will be doing a webinar on December 15 titled, “From OSVVM VHDL Functional Coverage to UCIS-based database” with Aldec.   An announcement will follow shortly.

Data Checking Using Scoreboards

A scoreboard is a data structure used to simplify self-checking in an environment where inputs are closely related to outputs, such as in data transmission (serial ports, networking, …).   Scoreboards are particularly useful when data transmission has latency between the source and destination of the information.

I will be doing a more detailed blog on scoreboards at a later date.   For now you can consult the ScoreboardPkg_user_guide.pdf

Transaction Interfaces Using Records

Currently a record is the only VHDL abstraction that groups different types together.   The problem is, how, do we create a bidirectional transaction interface using records.    Do we use one record as inout or separate records for each direction of communication?

The OSVVM methodology is to use a single record whose elements use a resolution function that is defined in ResolutionPkg.   ResolutionPkg defines resolution functions and subtypes that apply the resolution functions to common VHDL types. The 2016.11 implementation of ResolutionPkg takes a step forward by introducing “maximum” style resolution functions that work well with the VHDL default initialization of type’left (and do not require any other initialization – such as would be required if you used std_logic or std_logic_vector).

I will be doing a more detailed blog on using records for transaction interfaces at a later date. For now you can consult ResolutionPkg_user_guide.pdf.

Testbench Synchronization Utility

To further simplify transaction level modeling, SynthWorks’ has released its TbUtilPkg into OSVVM.   This package provides synchronization and handshaking utilities for transaction interfaces and independently running processes.

I will be doing a more detailed blog on transaction and process syncrhonization at a later date.   For now you can consult TbUtilPkg_user_guide.pdf.

What is Really New?

ScoreboardPkg, ResolutionPkg, and TbUtilPkg have been used in SynthWorks’ classes for quite some time now. For students in our classes, these packages represent the latest evolutionary refinement of our methodology. To me, even though they had yet to be released in OSVVM, I have always considered these to be a fundamental part of the OSVVM methodology.

OSVVM™ Boot Camp

SynthWorks primary business is training. Our class, Advanced VHDL Testbenches and Verification – OSVVM™ Boot Camp will bring your team up to speed on using OSVVM. Follow this link to our current class schedule.

Getting the release

OSVVM release 2016.11 is available as a zip at OSVVM Downloads.

OSVVM release 2016.11 is available via git at OSVVM GitHub. Note the repository just moved to an organizational account so if you are already linking to the OSVVM github, be sure to update to the new links (the old ones will work for a short amount of time).

OSVVM on Aldec, Mentor, GHDL, and working towards Cadence

February 20, 2016 in OS-VVM in general

OSVVM 2016.01 Tested On
Some may think that OSVVM only works on a particular simulator. Not so. I test OSVVM on the latest release of Aldec ActiveHDL, Aldec RivieraPro, Mentor QuestaSim, and GHDL that I have installed. 2016.01 was tested and passes all regressions on:
Aldec ActiveHDL 10.2
Aldec RivieraPro 2015.02
Mentor QuestaSim 10.4d
GHDL 0.33

Beyond OSVVM 2016.01
Any minor bugs that are found will be fixed on the GitHub site first. To get the latest see: https://github.com/JimLewis/OSVVM

Working Towards Cadence
OSVVM is for all simulators. So for any simulator for which people report bugs, I will try to create work arounds.

On that theme, we have a number of people who have been reporting issues with Cadence simulators. As a result, I have created a Dev_Cadence branch to work around as many of the issues encountered by Cadence simulators as possible. So far I have fixes for everything that I have seen recorded. Sometimes this may mean reduced capability. But nothing of any significance yet.

See Dev_Cadence.md for the list of changes. A direct link to the Dev_Cadence branch is here: https://github.com/JimLewis/OSVVM/tree/Dev_Cadence

I do not have a copy of the Cadence tools at this time, so please let me know the next set of issues you encounter, and I will get them incorporated into the branch. You can directly email me at jim at synthworks dot com. You can also message me through osvvm.org. You can submit issues against the branch on GitHub (preferred as it is easier for me to track and close).

OSVVM on GitHub, OSVVM Training in Germany, and other OSVVM Training Datess

February 10, 2016 in Announcement, Event, OS-VVM in general

OSVVM on GitHub
OSVVM is now on GitHub. You can find releases there. I will be putting bug patches there first before formally releasing them on OSVVM.org. Long term I also plan on putting tool specific branches as needed (such as for Cadence).

https://github.com/JimLewis/OSVVM

OSVVM Training in Germany
In conjunction with PLC2, we will be offering OSVVM training in Germany. See the matrix below for the first two dates in Freiburg, Germany.

OSVVM Training Dates
VHDL Testbenches and Verification – OSVVM+ Boot Camp
Learn the latest VHDL verification techniques including transaction level modeling (tlm), self-checking, scoreboards, memory modeling, functional coverage, directed, algorithmic, constrained random, and intelligent testbench test generation. Create a VHDL testbench environment that is competitive with other verification languages, such as SystemVerilog or ‘e’. Our techniques work on VHDL simulators without additional licenses and are accessible to RTL engineers.

February 29 – March 4 Freiburg, Germany Enroll with PLC2
March 28 – April 1 and April 11-15 online class Enroll with SynthWorks
April 25-29 Stockholm, Sweden Enroll with FirstEDA
May 9-13 Freiburg, Germany Enroll with PLC2
May 23-27 and June 13-17 online class Enroll with SynthWorks
July 25-29 and August 8-12 online class Enroll with SynthWorks
September 12-16 Bracknell, UK Enroll with FirstEDA

Announcing OSVVM™ release 2016.01

January 26, 2016 in Announcement, OS-VVM in general

2016.01
Fixed a bug in AlertLogPkg that kept more than 32 AlertLogIDs from being used.
Updated CoveragePkg, MemoryPkg, and TextUtilPkg for GHDL (function purity and indexing objects of type line)

2015.06 (released previously, but not announced)
Added MemoryPkg to easily implement sparse data structures used in memory models.
In AlertLogPkg, added AffirmIf, added PASSED log level.
In CoveragePkg, implemented mirroring for WriteBin and WriteCovHoles

 

OSVVM Webinar (June 25th) and Classes

June 22, 2015 in Event, Functional Coverage, OS-VVM in general, Randomization

Webinar OSVVM for VHDL Testbenches. Thursday June 25, 2015
Open Source VHDL Verification Methodology (OSVVM) is a comprehensive, advanced VHDL verification methodology. Like UVM, OSVVM is a library of free, open-source code (packages). OSVVM uses this library to implement functional coverage, constrained random tests, and Intelligent Coverage random tests with a conciseness, simplicity and capability that rivals other verification languages.

In 2015, OSVVM added comprehensive error and message reporting (January, 2015.01) and memory modeling (June, 2015.06). With this expanded capability, this presentation
takes a look at the big picture methodology progressing transactions to randomization to functional coverage to intelligent coverage to alerts (error reporting) and logs (message reporting) to memory modeling.

Worried about keeping up with the latest trends in verification? With Intelligent Coverage, OSVVM has a portable, VHDL-based, intelligent testbench solution built into the library. While Accellera is still working on their Intelligent testbench based portable stimulus solution (in the Portable Stimulus Working Group -PSWG), for OSVVM it is already here. Best of all, OSVVM is free and works in any VHDL simulator that support a minimal amount of VHDL-2008.

Europe Session 3-4 pm CEST 6-7 am PDT 9-10 am EDT Enroll with Aldec
US Session 10-11 am PDT 1-2 pm EDT 7-8 pm CEST Enroll with Aldec

OSVVM World Tour Dates
VHDL Testbenches and Verification – OSVVM+ Boot Camp
Learn the latest VHDL verification techniques including transaction level modeling (tlm), self-checking, scoreboards, memory modeling, functional coverage, directed, algorithmic, constrained random, and intelligent testbench test generation. Create a VHDL testbench environment that is competitive with other verification languages, such as SystemVerilog or ‘e’. Our techniques work on VHDL simulators without additional licenses and are accessible to RTL engineers.

July 20-24 and August 3-7 online class Enroll with SynthWorks
September 14-18 Bracknell, UK Enroll with FirstEDA
September 21-25 and October 5-9 online class Enroll with SynthWorks
October 26-30 Portland, OR (Tigard/Tualatin) Enroll with SynthWorks
November 9-13 Copenhagen, Denmark Enroll with FirstEDA
November 16-20 and November 30 – December 4 online class Enroll with SynthWorks

Presented by:
Jim Lewis, SynthWorks VHDL Training Expert, IEEE 1076 Working Group Chair, and OSVVM Chief Architect

Transcripts, Alerts, and Logs

April 7, 2015 in Alerts and Logs, OS-VVM in general

Transcripts, Alerts, and Logs are the focus of the 2015.01 and 2015.03. What are these all about?

Transcript Files

OSVVM’s transcript capability simplifies having different parts of a testbench print to a common transcript file. It does this by providing an internal file identifier (TranscriptFile), and subprograms for opening (TranscriptOpen) files, closing (TranscriptClose) files, printing (print and writeline), and checking if the file is open (IsTranscriptOpen).

Read more at: Testbench Transcripting

Alerts

OSVVM’s AlertLogPkg simplifies and formalizes the signaling errors (at run time), counting errors, and reporting errors (summary at test completion). Indication of an error is done via a call to one of the Alert procedures (Alert, AlertIf, AlertIfNot, AlertIfEqual, AlertIfNotEqual, or AlertIfDiff). Alerts have the levels FAILURE, ERROR, or Warning. Each level is counted and tracked in an internal data structure. Within the data structure, each of these can be enabled or disabled. A test can be stopped if an alert value has been signaled too many times. Stop values for each counter can be set. At the end of a test, the procedure ReportAlerts prints a report that provides pass/fail and a count of the different alert values.

Read more at: Using Alerts

Logs

Logs provide a mechanism to conditionally print information. Verbosity control allows messages that are too detailed for normal testing to be printed when specifically enabled. Logs have the levels ALWAYS, DEBUG, FINAL, and INFO.

Read more at: Using Logs

Announcing OSVVM™ 2015.03

March 29, 2015 in Announcement, OS-VVM in general

OSVVM 2015.03 is a minor release that updates only AlertLogPkg. All other packages remain unchanged.

In AlertLogPkg, added AlertIfEqual, AlertIfNotEqual, and AlertIfDiff (file). Added ReadLogEnables to initialize LogEnables from a file. Added ReportNonZeroAlerts. Added PathTail to extract an instance name from MyEntity’PathName. Added ReportLogEnables and GetAlertLogName. See AlertLogPkg_User_Guide.pdf for details.

For hierarchy mode, AlertIfEqual, AlertIfNotEqual, and AlertIfDiff have the AlertLogID parameter first. Overloading was added for AlertIf and AlertIfNot to make these consistent. Now with multiple parameters, it is easier to remember that the AlertLogID parameter is first. The older AlertIf and AlertIfNot with the AlertLogID as the second parameter were kept for backward compatibility, but are considered bad practice to use in new code.

Added ParentID parameter to FindAlertLogID. This is necessary to correctly find an ID within an entity that is used more than once.

Bug fix: Updated GetAlertLogID to use the two parameter FindAlertLogID. Without this fix, Alerts with the same name incorrectly use the same AlertLogID.

Bug fix: Updated NewAlertLogRec (called by GetAlertLogID) so a new record gets Alert and Log enables based on its ParentID rather than the ALERTLOG_BASE_ID. Issue, if created an Comp1_AlertLogID, and disabled a level (such as WARNING), and then created a childID of Comp1_AlertLogID, WARNING would not be disabled in childID.

Bug fix: Updated ClearAlerts to correctly set stop counts (broke since it previously did not use named association). Without this fix, after calling ClearAlerts, a single FAILURE would not stop a simulation, however, a single WARNING would stop a simulation.

Since 2015.01 has known bugs, it has been deleted from the downloads page.

Announcing OSVVM™ 2015.01

February 5, 2015 in Announcement, OS-VVM in general

OSVVM 2015.01 is a major release that introduces AlertLogPkg. AlertLogPkg adds Alert and verbosity control procedures that are a powerful replacement for assert statements. All OSVVM packages have replaced asserts with alerts.

VHDL assert statements have a limited form of an alert and verbosity control. Through a simulator, you can set an assertion level that will stop a simulation. Through a simulator, you can turn off some assertions from printing. However, none of this capability can be configured in VHDL, and in addition, at the end of a test, there is no way to retrieve a count of the various assertions that have occurred.

The AlertLogPkg provides Alert and Log procedures that replace VHDL assert statements and gives VHDL direct access to enabling and disabling of features, retrieving alert counts, and set stop counts (limits). All of these features can be used in either a simple global mode or a hierarchy of alerts.

Similar to VHDL assert statements, Alerts have values FAILURE, ERROR, and WARNING. Each is counted and tracked in an internal data structure. Within the data structure, each of these can be enabled or disabled. A test can be stopped if an alert value has been signaled too many times. Stop values for each counter can be set. The default for FAILURE is 0 and ERROR and WARNING are integer’right. If all test errors are reported as an alert, at the end of the test, a report can be generated which provides pass/fail and a count of the different alert values.

What differentiates AlertLogPkg from other alert and verbosity filtering packages is hierarchical alerts. Hierarchical alerts allow alerts for each model and/or each source of alerts to be accumulated and reported separately. While the whole testbench will benefit from all models using alerts, a single model can effectively use either global or hierarchical alerts.

Logs provide a mechanism for verbosity control on printing. Through simulator settings, assert has this capability to a limited degree. Verbosity control allows messages (such as debug, DO254 final test reports, or info) that are too detailed for normal testing to be printed when specifically enabled.

OSVVM 2015.01 also introduces TranscriptPkg. TranscriptPkg provides a mechanism to share a transcript file across the entire testbench. TranscriptPkg provides a shared file, TranscriptFile, and procedures TranscriptOpen, TranscriptClose, print, and writeline. Print and WriteLine print to TranscriptFile when the transcript file is open, otherwise, print to std.textio.OUTPUT. AlertLogPkg uses TranscriptPkg for all of its printing. CoveragePkg uses TranscriptPkg for all of its printing that previously went to std.textio.OUTPUT.

OSVVM 2015.01 also introduces OsvvmGlobalPkg. OsvvmGlobalPkg provides a means to set global parameters for coverage models and the AlertLogPkg.

All of the OSVVM packages have detailed user guides in the doc directory of the release. OSVVM 2015.01 is available in the download area.

There are also other Alert and verbosity control packages available. By editing the package body of AlertLogPkg, OSVVM can be configured to use the other package. By interfacing to the separate packages via the package body, only the package body needs to be recompiled and not the entire OSVVM library.