Reply To: Generate Statement Breaks UART RX VC

Why OSVVM™? Forums OSVVM Generate Statement Breaks UART RX VC Reply To: Generate Statement Breaks UART RX VC

#1971
Michael
Member

I went ahead and changed the code and it fixed the issue. Thank you!

One more quick question, my DUT also does the reverse… takes data from 21 UARTs and mux’s it all to one serial output. So while I haven’t gotten around to it yet, the next part of my test bench is going to have 21 UART_TX VC’s in it.

Would I be correct in assuming that I would run into a similar issue with a UART_TX generate statement, and if so, would the same code change fix it? I know you’re going to push out a fix here shortly, I was just curious.

Regards,
Michael