Reply To: Problem simulating with genrics
Why OSVVM™? › Forums › OSVVM › Problem simulating with genrics › Reply To: Problem simulating with genrics
In VendorScripts_Questa (if version is 2025 or newer) or VendorScripts_Siemens, the generic switch is set by the following:
# -------------------------------------------------
proc vendor_generic {Name Value} {
return "-g${Name}=${Value}"
}
According to the Questa command reference,
-g <Name>=<Value> …
(optional) Assigns a value to all specified VHDL generics and Verilog parameters that have
not received explicit values in generic maps, instantiations, or from defparams (such as toplevel
generics/parameters and generics/parameters that would otherwise receive their default
values).
. . .
-G<Name>=<Value> …
(optional) Same as -g (see above) except that -G also overrides generics/parameters that
received explicit values in generic maps, instantiations, or from defparams.
OSVVM is using lower case g. If you want to override something set on the component, you can switch it to upper case G in the scripts. Perhaps OSVVM can make that a setting in the future.
Alternately you can change how you are giving the generic its default value. Rather than putting it in a generic map, specify it as the default on a component declaration (if using component instances) or on the entity declaration (if using entity instances). The lower case “-g” should override these.
Let me know how it goes.
Best Regards,
Jim