Activity – Open Source VHDL Verification Methodology

Jim Lewis replied to the topic VHDL Assert that prints the entity instance name and path in the forum VHDL 10 months, 1 week ago

You should be able to surround the process with
`– synthesis translate_off
process …
end process;
— synthesis translate_on
Hassan started the topic Mixed language simulation and synthesis support in the forum VHDL 10 months, 1 week ago

One way in which hardware engineers are suffering is that there exist more than one RTL language and both of these can be used for writing testbenches although SystemVerilog has gone ahead since it was created from Verilog by integrating Hardware Verification Language features.

A serious issue that exists is that there is no set standard (from…[Read more]
Hassan replied to the topic The #if in VHDL in the forum VHDL 10 months, 1 week ago

Doesn’t that feature only work with these things:

`if (TOOL_VENDOR = “Aldec”) and (TOOL_NAME = “Riviera-PRO”) then
constant VHDL_2019_STATUS : string := “With Aldec VHDL-2019 is here” ;

How will it work with things besides TOOL_VENDOR and TOOL_NAME? I do not understand why this feature has not been in VHDL from the start.

I mean using #if we…[Read more]
Jim Lewis replied to the topic Interrupt Handling in OSVVM AddressBus Model Independent Transactions in the forum OSVVM 10 months, 1 week ago

Hi Lars,
OSVVM has an InterruptHandler.vhd in OsvvmLibraries/Common/Src. It handles switching records for you. When there is no interrupt pending, it connects the transaction record of TransRec to the AddressBus VC (such as Axi4Manager or Axi4LiteManager). When an interrupt is pending it connects the InterruptRec to the AddressBusVC.

The…[Read more]
Jim Lewis replied to the topic The #if in VHDL in the forum VHDL 10 months, 1 week ago

Hi Hassan,
It is part of VHDL-2019. It is called Conditional Analysis. I have heard that vendors support it in older revisions.

For details, see my presentation, VHDL-2019: Just the New Stuff Part 1: Interfaces, Conditional Analysis, File IO, and Environment. I did this through Aldec as one of their events. You should be able to register…[Read more]
Jim Lewis replied to the topic AxiStreamReceiver: Multiple Drivers on Transaction Record. in the forum OSVVM 10 months, 1 week ago

Hi Lars,
OSVVM has an InterruptHandler.vhd in OsvvmLibraries/Common/Src. It handles switching records for you. When there is no interrupt pending, it connects the transaction record of TransRec to the AddressBus VC (such as Axi4Manager or Axi4LiteManager). When an interrupt is pending it connects the InterruptRec to the AddressBusVC.

The…[Read more]
Hassan started the topic The #if in VHDL in the forum VHDL 10 months, 1 week ago

I worked at an organization that designed very large digital designs, so large that no FPGA can fit them, millions and millions of gates. These designs had a lot of features that could be enabled or disabled using something they called configurations. A configuration would add or remove or change ports of interfaces. These would also affect other…[Read more]
Olivier became a registered member 10 months, 1 week ago

Olivier

@livertak

View Profile
l1234 started the topic Interrupt Handling in OSVVM AddressBus Model Independent Transactions in the forum OSVVM 10 months, 1 week ago

Moin Jim,
I have a slightly different problem with “Multiple Drivers on Transaction Record”:
I have created a VIP block acting as an interrupt service routine, e.g. clearing the detected interrupt bits on interrupt occurrence, just like a SW driver would do.
A parallel testcase process is running. Both parts access the same register space.
So, I…[Read more]
Steve replied to the topic Ethernet VIP Documentation in the forum OSVVM 10 months, 2 weeks ago

OK Thanks.
Jim Lewis replied to the topic Ethernet VIP Documentation in the forum OSVVM 10 months, 2 weeks ago

Hi Steve,
No documentation yet. Set the test case that is for now in TestStandAlone/Tb_xMii.vhd.

The VC are streaming interfaces that accept SendBurst and GetBurst.

Best Regards,
Jim
Steve started the topic Ethernet VIP Documentation in the forum OSVVM 10 months, 2 weeks ago

I don’t see any documentation for the Ethernet VIP. Just wondering if this exists somewhere.
Kenneth became a registered member 10 months, 2 weeks ago

Kenneth

@kvorseth

View Profile
Francisco became a registered member 10 months, 2 weeks ago

Francisco

@francisco

View Profile
Sam became a registered member 10 months, 3 weeks ago

Sam

@smilby96

View Profile
M became a registered member 10 months, 3 weeks ago

M

@mmmmmz

View Profile
Thomas became a registered member 10 months, 3 weeks ago

Thomas

@thomasd

View Profile
Belinda became a registered member 10 months, 3 weeks ago

Belinda

@bnguyen83

View Profile
Jim Lewis replied to the topic Bug in AxiStream Receiver for SetAxiStreamOptions that changes WaitForGet in the forum OSVVM 10 months, 3 weeks ago

Hi Hassan,
The 2024.07 release will have a limited set of predefined events added to OSVVM. One of them will signal that the test case has initialized the VC and the VC can start handler type operation.

I have an initial proof of concept test case working at this point and expect to release it to the Dev branch sometime soon.

In addition,…[Read more]
Stephen became a registered member 10 months, 3 weeks ago

Stephen

@stephenh

View Profile
Load More