Activity
-
Renaud became a registered member 3 years, 1 month ago
-
Eric became a registered member 3 years, 1 month ago
-
Emrah became a registered member 3 years, 1 month ago
-
adem became a registered member 3 years, 1 month ago
-
Michael replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
Thanks for all the support Jim!
-
Josef became a registered member 3 years, 1 month ago
-
James became a registered member 3 years, 1 month ago
-
Eric became a registered member 3 years, 1 month ago
-
dilly became a registered member 3 years, 1 month ago
-
dilly became a registered member 3 years, 1 month ago
-
Feyyaz became a registered member 3 years, 1 month ago
-
Steve became a registered member 3 years, 1 month ago
-
Mike became a registered member 3 years, 1 month ago
-
Daniel became a registered member 3 years, 1 month ago
-
Jim Lewis replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
I have pushed the updated code to the main branch now.
-
Jim Lewis replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
Hi Michael,
Unfortunately this impacts all OSVVM VC. So the same change is needed for the UartTx.Are you using sources from OSVVM.org or GitHub? I have updated the GitHub dev branch. I will update the main branch tomorrow. If you are using sources from OSVVM.org, I will update them too, otherwise, they will be updated when 2022.05 is…[Read more]
-
Michael replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
I went ahead and changed the code and it fixed the issue. Thank you!
One more quick question, my DUT also does the reverse… takes data from 21 UARTs and mux’s it all to one serial output. So while I haven’t gotten around to it yet, the next part of my test bench is going to have 21 UART_TX VC’s in it.
Would I be correct in assuming that I…[Read more]
-
Michael replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
Thanks for the quick response Jim! I will try to get it working on my end in the meantime, just for the sake of getting deeper into the weeds with OSVVM.
I am simulating with Aldec Riviera Pro v.2019.10
Regards,
Michael -
Jim Lewis replied to the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
Hi Michael,
Thanks for the long winded question – it gives me the information I need.It looks like the instance name is the same for all instances of the UART.
As a result statement that constructs the ReceiveFifo is connecting them all
together. Currently this:ReceiveFifo <= NewID("ReceiveFifo", ID, ReportMode => DISABLED) ;
It is…[Read more]
-
Michael started the topic Generate Statement Breaks UART RX VC in the forum OSVVM 3 years, 1 month ago
Hello All,
I have a DUT which takes in serial data, deframes it, and demux’s it out to a 21 peripheral UART’s for transmission.
I have written an OSVVM testbench for this, as an exercise in familiarizing myself with OSVVM, and I have ran into one issue. Everything else works amazingly.
In my test harness, instead of declaring 21 instances of a…[Read more]
- Load More