Activity
-
Ewen became a registered member 4 months, 3 weeks ago
-
antonio became a registered member 4 months, 3 weeks ago
-
Abhishek became a registered member 4 months, 3 weeks ago
-
Fiodelamerra became a registered member 4 months, 3 weeks ago
-
Francesco became a registered member 4 months, 3 weeks ago
-
Angel became a registered member 4 months, 3 weeks ago
-
Clara became a registered member 4 months, 3 weeks ago
-
inan ulas became a registered member 4 months, 4 weeks ago
-
Inan Ulas became a registered member 4 months, 4 weeks ago
-
Ivan became a registered member 5 months, 1 week ago
-
Jim Lewis started the topic Using ActiveHDL's VSimSA release 15 with OSVVM Scripting … in the forum OSVVM 5 months, 1 week ago
Hi,
If you are using ActiveHDL’s VSimSA version 15 with OSVVM Scripting, please be sure to upgrade to version 16. You will be pleased. VSimSA in release 15 limited the stack space to Tcl and OSVVM’s scripts which process Yaml files ran slow. For shorter running simulations (like OSVVM regression tests), the time is significant. For your…[Read more] -
Charles became a registered member 5 months, 1 week ago
-
Yuliy became a registered member 5 months, 2 weeks ago
-
Ahmed became a registered member 5 months, 2 weeks ago
-
Ahmed became a registered member 5 months, 2 weeks ago
-
Jim Lewis replied to the topic Unique Requirement Pass Goals For Each Test Case in the forum OSVVM 5 months, 2 weeks ago
Hi Charlie,
What I suspect you are doing is that in the checker model you have created your requirements as follows:
Req1ID <= NewReqID("Req1", 1, ...) ;
Req2ID <= NewReqID("Req2", 1, ...) ;When the build finishes with one or more tests that use this checker module is that the requirements are merged into the final report. However, that…[Read more]
-
Charlie started the topic Unique Requirement Pass Goals For Each Test Case in the forum OSVVM 5 months, 2 weeks ago
I have two separate test cases in my testbench – randomised_tests.vhd and directed_tests.vhd. I then have a separate checker module incorporating scoreboards and requirements tracking. Each of the requirements and their passed goals are declared inside the checker module, therefore the pass goals are common to both test cases.
I’m wondering if…[Read more]
-
STEPHEN became a registered member 5 months, 3 weeks ago
-
Michael became a registered member 5 months, 3 weeks ago
-
Jim Lewis wrote a new post 5 months, 3 weeks ago
OSVVM: VHDL's #1 Verification Methodology
The 2024 Wilson Verification survey shows that OSVVM is being used by 35% of all FPGA designers world-wide, which makes OSVVM VHDL’s #1 Verification […] - Load More
