Activity
-
Palle Nordestgaard changed their profile picture 3 years, 10 months ago
-
Egor became a registered member 3 years, 10 months ago
-
Idir became a registered member 3 years, 10 months ago
-
Ashok became a registered member 3 years, 10 months ago
-
Dominique became a registered member 3 years, 10 months ago
-
Jim Lewis wrote a new post 3 years, 10 months ago
In reply to a LinkedIn post that regurgitated the old statement that VHDL is verbose, I replied, “With the VHDL-2008 update, Verilog is more verbose than VHDL.”
This led my old friend Cliff Cummings and I to […]
-
Musab Ahmet became a registered member 3 years, 10 months ago
-
ahmet became a registered member 3 years, 10 months ago
-
Jim became a registered member 3 years, 10 months ago
-
Gonzalo became a registered member 3 years, 10 months ago
-
Andres became a registered member 3 years, 10 months ago
-
Kameron became a registered member 3 years, 10 months ago
-
Miroslav became a registered member 3 years, 10 months ago
-
Richard became a registered member 3 years, 10 months ago
-
Ken became a registered member 3 years, 10 months ago
-
John became a registered member 3 years, 10 months ago
-
Ric became a registered member 3 years, 10 months ago
-
Mohamed became a registered member 3 years, 10 months ago
-
Sunilkumar became a registered member 3 years, 10 months ago
-
David became a registered member 3 years, 10 months ago
- Load More
