Activity
-
Heino became a registered member 5 years, 1 month ago
-
paul became a registered member 5 years, 1 month ago
-
Jim Lewis wrote a new post 5 years, 1 month ago
VHDL-2019 was approved by IEEE RevCom in September 2019 and published in December 2019. It was an effort supported mainly by VHDL users – from requirements definition to LRM writing. This is different from t […]
-
cayetano became a registered member 5 years, 1 month ago
-
Konstantin became a registered member 5 years, 1 month ago
-
Oleg became a registered member 5 years, 1 month ago
-
Michael replied to the topic UCIS / UCDB in the forum OSVVM 5 years, 1 month ago
Hi Jim,
Thanks for your reply and thanks for making an inquiry with Mentor. I’ll check with my supervisor also, perhaps we can also ask our contacts at Mentor.
Kind Regards,
Michael -
Jim Lewis wrote a new post 5 years, 1 month ago
Up your verification game with the latest from Open Source VHDL Verification Methodology (OSVVM).
OSVVM simplifies your FPGA and ASIC verification tasks by providing utility and model libraries. Using these […]
-
David Clift wrote a new post 5 years, 1 month ago
There are many things that differentiate VHDL from Verilog. One example, is the ability to use global signals in Verilog, which enables a signal at the top-level to connect to one or more points in the hierarchy. […]
-
Levi became a registered member 5 years, 1 month ago
-
Thomas became a registered member 5 years, 1 month ago
-
Thomas became a registered member 5 years, 1 month ago
-
cayetano became a registered member 5 years, 2 months ago
-
Bill became a registered member 5 years, 2 months ago
-
Prakash became a registered member 5 years, 2 months ago
-
Gary became a registered member 5 years, 2 months ago
-
Jim Lewis replied to the topic UCIS / UCDB in the forum OSVVM 5 years, 2 months ago
Hi Michael,
Stefan Bauer out of the Mentor German office says he has written one. Last I knew, it is only available by request. I have made another inquiry about it.Best Regards,
Jim -
David Clift replied to the topic UCIS / UCDB in the forum OSVVM 5 years, 2 months ago
Hi Michael,
Thank you all of FirstEDA are working from home so we have been very busy for the last few months supporting our customers.
No CoverageApiPkg.vhd is NOT for Modelsim/Questasim it is just the place holder for the function calls that are needed to interface to a simulators coverage database. As far as I am aware Aldec is the only…[Read more]
-
Michael replied to the topic UCIS / UCDB in the forum OSVVM 5 years, 2 months ago
Hi David,
Thanks for your reply. Are you able incidentally to give an example? Perhaps I’m simply missing something obvious, but i’ve been unable to get the coverageAPI package to work. An example for use with Aldec would be greatly apreciated.
I assume the non-Aldec CoverageApiPkg.vhd is for Modelsim/Questasim?
I hope you and likewise the…[Read more]
-
David Clift replied to the topic UCIS / UCDB in the forum OSVVM 5 years, 2 months ago
This is certainly possible, OSVVM contains an API package (VendorCovApiPkg.vhd) this is a set of foreign procedures that link OSVVM’s CoveragePkg coverage model creation and coverage capture with the built-in capability of a simulator.
Aldec have created a version of this (VendorCovApiPkg_Aldec.vhdVendorCovApiPkg_Aldec.vhd) to work with their…[Read more] - Load More