Reply To: Verification with SystemVerilog or VHDL

[Jim Lewis]

Hi Oliver,
There is an OSVVM SPI model at: https://github.com/noasic/SPI

My long term plan is to clone it. It is a candidate for inclusion in OSVVM.

Best Regards,
Jim