Why OSVVM™? › Forums › OSVVM › SBRD package issue with Modelsim FPGA edition › Reply To: SBRD package issue with Modelsim FPGA edition
This is just the VHDL signal use model when reading it after assigning it in a process. Since RTL does not allow wait for 0 ns, it is limited to testbenches.
Verilog assignments have the same sort of issue.