Reply To: VHDL Assert that prints the entity instance name and path

Why OSVVM™? › Forums › VHDL › VHDL Assert that prints the entity instance name and path › Reply To: VHDL Assert that prints the entity instance name and path

July 15, 2024 at 17:58 #2530
Jim Lewis
Member

You should be able to surround the process with

-- synthesis translate_off
process ...
end process;
-- synthesis translate_on