Maybe it’s a stupid question, but how far are we from being able to use protected types with signals instead of shared variables only? Do you know of any plans to add it to VHDL anytime soon? It feels like that would allow for much cleaner code in many situations.
