Reply To: How to improve VHDL

Why OSVVM™? Forums VHDL How to improve VHDL Reply To: How to improve VHDL

#773

Another request or wish would be to make this coding possible

y <= a or b and c ; 

— with the and operation done preceding the or operation and with no need for the flowing clumsy style y <= a or (b and c) ;

This is actually the case when you write math operations

m <= p + q * r ;