Remy
-
Remy replied to the topic Vivado : Error with AXI Data width in the forum OSVVM 5 days, 5 hours ago
Hi Jim,
I tested the same test case with Questasim, and I’m not seeing the same issues.Regards,
Remy -
Remy replied to the topic Vivado : Error with AXI Data width in the forum OSVVM 1 week ago
Hi Jim,
I updated the AXI FULL OSVVM testbench available here.
architecture TestHarness of TbAxi4 is
constant AXI_ADDR_WIDTH : integer := 16 ;
constant AXI_DATA_WIDTH : integer := 256 ;
constant AXI_STRB_WIDTH : integer := AXI_DATA_WIDTH/8 ;
I modified the width of AXI DATA and AXI ADDR, and adapted the test cases to include the new…[Read more]
-
Remy started the topic Vivado : Error with AXI Data width in the forum OSVVM 1 week, 1 day ago
Hello,
I am using OSVVM 2025 with Vivado 2025.1.1.
I started from the AXI example.
When I change the values of AXI_ADDR_WIDTH to 16 and AXI_DATA_WIDTH to 256, the signals sWData, sWValid, and sWReady become undefined.
Is this bug dependent on Vivado or AXI drivers? -
Remy became a registered member 3 weeks, 1 day ago
