Activity
-
inan ulas became a registered member 3 weeks, 3 days ago
-
Inan Ulas became a registered member 3 weeks, 4 days ago
-
Ivan became a registered member 1 month ago
-
Jim Lewis started the topic Using ActiveHDL's VSimSA release 15 with OSVVM Scripting … in the forum OSVVM 1 month, 1 week ago
Hi,
If you are using ActiveHDL’s VSimSA version 15 with OSVVM Scripting, please be sure to upgrade to version 16. You will be pleased. VSimSA in release 15 limited the stack space to Tcl and OSVVM’s scripts which process Yaml files ran slow. For shorter running simulations (like OSVVM regression tests), the time is significant. For your…[Read more] -
Charles became a registered member 1 month, 1 week ago
-
Yuliy became a registered member 1 month, 1 week ago
-
Ahmed became a registered member 1 month, 2 weeks ago
-
Ahmed became a registered member 1 month, 2 weeks ago
-
Jim Lewis replied to the topic Unique Requirement Pass Goals For Each Test Case in the forum OSVVM 1 month, 2 weeks ago
Hi Charlie,
What I suspect you are doing is that in the checker model you have created your requirements as follows:
Req1ID <= NewReqID("Req1", 1, ...) ;
Req2ID <= NewReqID("Req2", 1, ...) ;When the build finishes with one or more tests that use this checker module is that the requirements are merged into the final report. However, that…[Read more]
-
Charlie started the topic Unique Requirement Pass Goals For Each Test Case in the forum OSVVM 1 month, 2 weeks ago
I have two separate test cases in my testbench – randomised_tests.vhd and directed_tests.vhd. I then have a separate checker module incorporating scoreboards and requirements tracking. Each of the requirements and their passed goals are declared inside the checker module, therefore the pass goals are common to both test cases.
I’m wondering if…[Read more]
-
STEPHEN became a registered member 1 month, 2 weeks ago
-
Michael became a registered member 1 month, 2 weeks ago
-
Jim Lewis wrote a new post 1 month, 3 weeks ago
OSVVM: VHDL's #1 Verification Methodology
The 2024 Wilson Verification survey shows that OSVVM is being used by 35% of all FPGA designers world-wide, which makes OSVVM VHDL’s #1 Verification […] -
Christon Fredrick replied to the topic Issues with GHDL when compiling OSVVM packages in the forum OSVVM 1 month, 3 weeks ago
the GHDL version was 5.0.1, but good news, the OSVVM packages compiled with NVC. And also the basic VHDL code ran and the random function is really powerful when implemented. Really appreciate the work in OSVVM!
-
Steven became a registered member 1 month, 3 weeks ago
-
Matthias became a registered member 1 month, 3 weeks ago
-
Tobias became a registered member 2 months ago
-
Patrick replied to the topic Using VCs without the built-in Scripts – but instead VUnit in the forum OSVVM 2 months ago
Oh, I forgot to mention how to run it for different vendor tools…
The instantiation of the
OsvvmProFileProcessortakes an optional argument of typeOsvvmVariablesosvvmVariables = OsvvmVariables([Read more]
vhdlVersion = VHDLVersion.VHDL2008,
toolVendor = "Aldec"
toolName = "RivieraPRO"
toolVersion = "2024.10"
)
processor =… -
Jim Lewis replied to the topic Using VCs without the built-in Scripts – but instead VUnit in the forum OSVVM 2 months ago
Hi Isaac,
I think Patrick’s solution will be the defacto solution for integration with VUnit. Particularly since he is working on generating reports too – really cool.Before I talked to Patrick today, I worked on the script I mentioned above. For each OSVVM library, it will create a list of files associated with the library. Note the…[Read more]
-
Patrick replied to the topic Using VCs without the built-in Scripts – but instead VUnit in the forum OSVVM 2 months ago
Hi Isaac,
a few weeks ago, I release pyEDAA.OSVVM as part of the bigger EDA² Python package family. It provides a OSVVM *.pro file processor as well as data models and parsers for OSVVM’s YAML (and XML) file formats.
Repository: https://github.com/edaa-org/pyEDAA.OSVVM
Documentation: https://edaa-org.github.io/pyEDAA.OSVVMfrom pathlib…[Read more] - Load More
