Activity
-
fpgaphreak replied to the topic Questa-Intel & Reports in the forum OSVVM 1 year, 1 month ago
Questa Intel, yes.
-
Joe became a registered member 1 year, 1 month ago
-
Joseph replied to the topic Alert ERROR in Default in the forum OSVVM 1 year, 1 month ago
Thanks for the info Jim! I was dealing with some unusual sizes for logic vectors. So, I just resized them in my VC to have a bigger width to capture all of the data since I actually wanted to capture all of the data bits, not just some of them. I now don’t get this error anymore.
-
Jim Lewis replied to the topic Alert ERROR in Default in the forum OSVVM 1 year, 1 month ago
Hi Joseph,
This is coming from the call to SafeResize that is inside of OSVVM verification components. What it is telling you is that the testbench put a value with more one’s on the left hand side of it in the call to a transaction, such as Write, Read, or Send, than is used by the verification component.The error will happen when you call…[Read more]
-
Jasper became a registered member 1 year, 1 month ago
-
Jasper became a registered member 1 year, 1 month ago
-
Dhanush became a registered member 1 year, 1 month ago
-
Antonio became a registered member 1 year, 1 month ago
-
Jasper became a registered member 1 year, 1 month ago
-
Joseph started the topic Alert ERROR in Default in the forum OSVVM 1 year, 1 month ago
Hi, I’m working with a test bench that I made in OSVVM. I have a transaction with a proprietary protocol we use at my company. I’m trying to check data when a control signal goes high, but this Default keeps throwing away transactions even though the waveforms look correct. In my testcase, everything passes. It’s in Default, which I’m not entirely…[Read more]
-
Susanne became a registered member 1 year, 1 month ago
-
Javid became a registered member 1 year, 1 month ago
-
Colin became a registered member 1 year, 2 months ago
-
Joseph replied to the topic Test case issue in the forum OSVVM 1 year, 2 months ago
This is resolved now. The problem was I was calling the VC directly instead of WRITE or READ, which calls the operations in my VC.
-
Jake became a registered member 1 year, 2 months ago
-
Colin became a registered member 1 year, 2 months ago
-
Beepo became a registered member 1 year, 2 months ago
-
Joseph started the topic Test case issue in the forum OSVVM 1 year, 2 months ago
Hi I’m having an issue trying to make a testcase for a proprietary protocol. I’m using Questa Sim. When compiling the testcase file, I get these errors: # ** Error: ../testcases/file.vhd(92): (vcom-1348) Prefix (enumeration literal “WRITE_OP”) of indexed name is not an array.
# ** Error: ../testcases/file.vhd(94): (vcom-1348) Prefix (enumeration…[Read more] -
Jacob became a registered member 1 year, 2 months ago
-
Nolan became a registered member 1 year, 2 months ago
- Load More
