Activity
-
Michael replied to the topic Code Coverage with Aldec Riviera Pro in the forum OSVVM 3 years, 1 month ago
Hey Jim,
One more quick question now that the expression and branch coverage report is working.
I see that Riviera has robust FSM code coverage reporting capabilities which I hope to be able to leverage in conjunction with OSVVM. I was wondering if the SetCoverageAnalyzeEnable function allows a user to gather FSM code coverage? Currently the…[Read more]
-
Michael replied to the topic Code Coverage with Aldec Riviera Pro in the forum OSVVM 3 years, 1 month ago
Hey Jim,
Thanks for the quick response. You’re suggestion worked and I am now only collecting the desired coverage information.
I am not running Riviera-PRO in batch mode, but I will be able to work with the current setup thanks to your reply.
Regards,
Michael -
Jim Lewis replied to the topic Code Coverage with Aldec Riviera Pro in the forum OSVVM 3 years, 1 month ago
Hi Michael,
First a quick answer:
DoSetCoverageSimulateEnable true
before you build OSVVM libraries as well as anything else you don’t want coverage collected for.Why:
Currently when analyze is run for Riviera-PRO by default we do:
vcom -${VhdlVersion} -dbg -relax -work ${LibraryName} {*}${OptionalCommands} ${FileName}
The
-dbg
flag…[Read more] -
Michael started the topic Code Coverage with Aldec Riviera Pro in the forum OSVVM 3 years, 1 month ago
Hello,
I am trying to incorporate Aldec’s code coverage with OSVVM and I seem to be running into an issue which I suspect is due to a scripting error on my part.
This is my current .pro file which I am using to compile and simulate my project, which I call using a .do file in Riviera:
(the .do file is where I source the startup.tcl and build the…[Read more] -
Jim Lewis wrote a new post 3 years, 1 month ago
Abstract
Some methodologies (or frameworks) are so complex that you need a script to create initial starting point for writing verification components, test cases, and/or the test harness. SystemVerilog + UVM […] -
Jim Lewis wrote a new post 3 years, 1 month ago
For some time now, OSVVM has been doing releases every month. Sometimes I talk about them, sometimes they just get posted to the downloads page.
Over the past several releases OSVVM has:
Im […]
-
Paul changed their profile picture 3 years, 1 month ago
-
Lukas became a registered member 3 years, 1 month ago
-
Alexander became a registered member 3 years, 1 month ago
-
Lukas became a registered member 3 years, 1 month ago
-
Mason became a registered member 3 years, 1 month ago
-
Alexander became a registered member 3 years, 1 month ago
-
omaima started the topic Ordre of stimulus in the forum OSVVM 3 years, 1 month ago
Hello hope you all are doing well,
I have a DUT of an adder which take 2 values as input and calculate the addition .
I have written an OSVVM testbench for this , as an exercice in familiarizing myselef with osvvm , and I have some questions.
To generate the values of the inputs I called the procedure GenBin 2 times inside the AddCross procedure…[Read more] -
Steve became a registered member 3 years, 1 month ago
-
Mohamed became a registered member 3 years, 1 month ago
-
Bry became a registered member 3 years, 1 month ago
-
CHRISTOPHE became a registered member 3 years, 1 month ago
-
Mike became a registered member 3 years, 1 month ago
-
Keith became a registered member 3 years, 1 month ago
-
Markus replied to the topic Race conditions / buffer issues in console output in the forum OSVVM 3 years, 1 month ago
It seems the problem was on my end after all
When I call
vsim -batch -do "build project.pro"
the output is fine. However, when I call it with a pipeline operator to postprocess the output
vsim -batch -do "build project.pro" | cat
the output is somehow mixed up.This is a buffering problem which can be solved with unbuffer:
unbuffer -p vsim -batch…
[Read more] - Load More