Activity
-
Jim Lewis wrote a new post 4 years, 3 months ago
In reply to a LinkedIn post that regurgitated the old statement that VHDL is verbose, I replied, “With the VHDL-2008 update, Verilog is more verbose than VHDL.”
This led my old friend Cliff Cummings and I to […]
-
Musab Ahmet became a registered member 4 years, 3 months ago
-
ahmet became a registered member 4 years, 3 months ago
-
Jim became a registered member 4 years, 3 months ago
-
Gonzalo became a registered member 4 years, 3 months ago
-
Andres became a registered member 4 years, 3 months ago
-
Kameron became a registered member 4 years, 3 months ago
-
Miroslav became a registered member 4 years, 3 months ago
-
Richard became a registered member 4 years, 3 months ago
-
Ken became a registered member 4 years, 3 months ago
-
John became a registered member 4 years, 3 months ago
-
Ric became a registered member 4 years, 3 months ago
-
Mohamed became a registered member 4 years, 3 months ago
-
Sunilkumar became a registered member 4 years, 3 months ago
-
David became a registered member 4 years, 3 months ago
-
Paul became a registered member 4 years, 3 months ago
-
Shixiang became a registered member 4 years, 3 months ago
-
Jim Lewis wrote a new post 4 years, 3 months ago
VHDL + Open Source VHDL Verification Methodology (OSVVM) is great for verification and is a competitor to SystemVerilog + UVM. Especially in the FPGA space where VHDL is the dominant language (see the 2020 […]
-
Theodoros became a registered member 4 years, 3 months ago
-
Juan Carlos became a registered member 4 years, 3 months ago
- Load More
