Activity
-
Robert became a registered member 4 months, 2 weeks ago
-
Mariano became a registered member 4 months, 3 weeks ago
-
Gregory became a registered member 4 months, 3 weeks ago
-
sqr_kla became a registered member 5 months ago
-
Brad Adam replied to the topic Support for Forcing DUT Signals via OSVVM in the forum OSVVM 5 months ago
I was not familiar with that VHDL-2008 capability but this did solve it for me!
Was able to alias the buried signal and then use force in to drive it from the testcase giving me more control over the specific time that the signal changed during testing.
Thanks Jim.
-
Jim Lewis replied to the topic Support for Forcing DUT Signals via OSVVM in the forum OSVVM 5 months ago
If the signals you want to drive are on an interface, then your verification component can be built so that it triggers all error conditions.
If the signals you want to drive are deep in your design, you can test that capability at the level where those signals are exposed.
Alternately if signals you want are deep in the design and you…[Read more]
-
Brad Adam started the topic Support for Forcing DUT Signals via OSVVM in the forum OSVVM 5 months ago
Hey,
So I’m not seeing anything that would lead me to believe forcing signals to a defined value is possible via OSVVM but wanted to put it out there incase I’m missing some obvious switch or something.
When pushing to fully verify our code we often get to the point that only error states are not being exercised. I would like to force a signal…[Read more]
-
Emma became a registered member 5 months ago
-
Rafael became a registered member 5 months ago
-
Sebastian became a registered member 5 months, 2 weeks ago
-
Alpha became a registered member 5 months, 2 weeks ago
-
Jim Lewis replied to the topic Found Issue with numeric_std in the forum VHDL 5 months, 2 weeks ago
Hi Ken,
VHDL Issues are logged here: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issuesPlease do a search before entering a bug as it may have already been found. I too have seen at least one issue – null strings are not handled according to 1076 rules.
Best Regards,
Jim -
Ken Campbell started the topic Found Issue with numeric_std in the forum VHDL 5 months, 2 weeks ago
Hello,
Working on DSim VHDL it has been found that there is an error in the numeric_std which was not uncovered in previous testing.please contact me at kcampbell2@altair.com with information as to where the error can be put into a bug tracking system.
Ken
-
Stephan became a registered member 5 months, 2 weeks ago
-
Thomas became a registered member 5 months, 2 weeks ago
-
Lee became a registered member 5 months, 3 weeks ago
-
Tom became a registered member 5 months, 3 weeks ago
-
Hillary became a registered member 5 months, 3 weeks ago
-
Vinaya Kumar became a registered member 5 months, 3 weeks ago
-
Yogesh became a registered member 5 months, 3 weeks ago
- Load More
