Activity
-
Graeme became a registered member 10 months, 1 week ago
-
Jim Lewis replied to the topic impore function GotScoreboards – Fatal: (SIGSEGV) Bad handle or reference. in the forum OSVVM 10 months, 1 week ago
Hi Cahit,
That is a bug in ModelSim 2016.04.In addition to that bug, you may run into scripting issues as the version of TCL is with 2016 is too old.
You will need a newer simulator version. Keep in mind that simulator is 8 years old at this point. They have fixed many bugs since then.
Best Regards,
Jim -
Ege Ömer became a registered member 10 months, 1 week ago
-
Cahit started the topic impore function GotScoreboards – Fatal: (SIGSEGV) Bad handle or reference. in the forum OSVVM 10 months, 1 week ago
Hi,
I am building a unit test for a large function that we use, but during report generation (EndOfTestReports) I get the following error.
# ** Fatal: (SIGSEGV) Bad handle or reference.
[Read more]
# Time: 3 ns Iteration: 2 Process: /***_tb/test_ctrl_i/control_p File: /***/OsvvmLibraries/osvvm/ScoreboardGenericPkg.vhd
# Fatal error in Subprogram… -
Eduardo became a registered member 10 months, 1 week ago
-
Johan became a registered member 10 months, 2 weeks ago
-
Eilert Backhus replied to the topic VHDL port map between std_logic_vector(0 downto 0) and std_logic in the forum VHDL 10 months, 2 weeks ago
Hello Hassan.
It’s one of the fundamental concepts of VHDL: Strong Typing.A vector is a different type than its base type.
You have mentioned a specific corner case: (0 downto 0)
As you mentioned this was the result of some generics, which means at some other time this vector could also result in e.g. (6 downto 0).Now consider that your code…[Read more]
-
Niras became a registered member 10 months, 2 weeks ago
-
Shahad became a registered member 10 months, 2 weeks ago
-
Jonathan became a registered member 10 months, 2 weeks ago
-
Richard became a registered member 10 months, 2 weeks ago
-
Shahad became a registered member 10 months, 2 weeks ago
-
Julian became a registered member 10 months, 3 weeks ago
-
t became a registered member 10 months, 3 weeks ago
-
Tannar became a registered member 10 months, 3 weeks ago
-
Brad Adam replied to the topic Creating Asynchronous Clocks in the forum OSVVM 10 months, 3 weeks ago
Hey,
This is awesome news, I really appreciate the continued updates to these libraries.
Regarding clock jitter, looking into the code in ClockRstPkg.vhd I’m not sure I fully understand what is happening with the supplied coverage ID. Has there been a documentation update which details this new function?
I would expect a jitter clock to…[Read more]
-
James became a registered member 10 months, 3 weeks ago
-
RUI became a registered member 10 months, 3 weeks ago
-
Conner became a registered member 10 months, 3 weeks ago
-
Jim Lewis replied to the topic Viewing wave during simulation run in the forum OSVVM 10 months, 4 weeks ago
Hi Jeremy
For a simulation to run fast, a general strategy is to log wave forms (SetLogSignals) and display the waves after the simulation completes (DoWaves).If you want to run waves during the simulation, the following scripts are run (in this order) during simulate (called by simulate or by RunTest) if they exist:
– .tcl
– .tcl
-…[Read more] - Load More