Activity – Open Source VHDL Verification Methodology

Cahit started the topic impore function GotScoreboards – Fatal: (SIGSEGV) Bad handle or reference. in the forum OSVVM 1 year ago

Hi,

I am building a unit test for a large function that we use, but during report generation (EndOfTestReports) I get the following error.

# ** Fatal: (SIGSEGV) Bad handle or reference. # Time: 3 ns Iteration: 2 Process: /***_tb/test_ctrl_i/control_p File: /***/OsvvmLibraries/osvvm/ScoreboardGenericPkg.vhd # Fatal error in Subprogram…[Read more]
Eduardo became a registered member 1 year ago

Eduardo

@sderam95

View Profile
Johan became a registered member 1 year ago

Johan

@da96jdm

View Profile
Eilert Backhus replied to the topic VHDL port map between std_logic_vector(0 downto 0) and std_logic in the forum VHDL 1 year ago

Hello Hassan.
It’s one of the fundamental concepts of VHDL: Strong Typing.

A vector is a different type than its base type.

You have mentioned a specific corner case: (0 downto 0)
As you mentioned this was the result of some generics, which means at some other time this vector could also result in e.g. (6 downto 0).

Now consider that your code…[Read more]
Niras became a registered member 1 year ago

Niras

@ncv1

View Profile
Shahad became a registered member 1 year ago

Shahad

@shahad-alrawi

View Profile
Jonathan became a registered member 1 year ago

Jonathan

@jonathan-apuyngc-com

View Profile
Richard became a registered member 1 year ago

Richard

@rcao

View Profile
Shahad became a registered member 1 year ago

Shahad

@shahad

View Profile
Julian became a registered member 1 year ago

Julian

@rsspahrj

View Profile
t became a registered member 1 year ago

t

@tannarmandak

View Profile
Tannar became a registered member 1 year ago

Tannar

@tannar

View Profile
Brad Adam replied to the topic Creating Asynchronous Clocks in the forum OSVVM 1 year ago

Hey,

This is awesome news, I really appreciate the continued updates to these libraries.

Regarding clock jitter, looking into the code in ClockRstPkg.vhd I’m not sure I fully understand what is happening with the supplied coverage ID. Has there been a documentation update which details this new function?

I would expect a jitter clock to…[Read more]
James became a registered member 1 year ago

James

@jamess

View Profile
RUI became a registered member 1 year ago

RUI

@yinrui

View Profile
Conner became a registered member 1 year ago

Conner

@conneroisu

View Profile
Jim Lewis replied to the topic Viewing wave during simulation run in the forum OSVVM 1 year ago

Hi Jeremy
For a simulation to run fast, a general strategy is to log wave forms (SetLogSignals) and display the waves after the simulation completes (DoWaves).

If you want to run waves during the simulation, the following scripts are run (in this order) during simulate (called by simulate or by RunTest) if they exist:

– .tcl
– .tcl
-…[Read more]
Bahadir became a registered member 1 year ago

Bahadir

@bahadir

View Profile
Jeremy started the topic Viewing wave during simulation run in the forum OSVVM 1 year ago

Hi Jim,

I’m running an OSVVM simulation in Rivera Pro. My test utilizes the RunTest functions, but when I use RunTest, I have to wait until the simulation is complete to view the waveform. This doesn’t happen when I use vsim alone. I really like using RunTest since it’s excellent for generating reports.

Right now, I’m running a lengthy simulat…[Read more]
Simeon became a registered member 1 year ago

Simeon

@simeon

View Profile
Load More