Activity
-
Almar became a registered member 2 years ago
-
Matthew became a registered member 2 years ago
-
Brad Adam replied to the topic Simulating Backpressure with the AXIS VC in the forum OSVVM 2 years ago
Thank you for this update, I’ll check it out in future testing.
-
Stefano became a registered member 2 years ago
-
Simon changed their profile picture 2 years ago
-
Simon wrote a new post 2 years ago
Modelling Interrupts with OSVVM Co-simulation
Introduction In this article I want to give some thoughts on how to model interrupts within the OSVVM co-simulation environment. The manual details how to […] -
Chris became a registered member 2 years, 1 month ago
-
Richard became a registered member 2 years, 1 month ago
-
Indrajit became a registered member 2 years, 1 month ago
-
Jim Lewis replied to the topic Simulating Backpressure with the AXIS VC in the forum OSVVM 2 years, 1 month ago
Hi Adam,
I have added some beta features to the 2023.04 release to see if we can address this better. As a Beta feature, there is no documentation yet – as it may change. See AxiStream/TestCases/TbStream_SendGetRandom1.vhd.Best Regards,
Jim -
Jim Lewis wrote a new post 2 years, 1 month ago
OSVVM 2023.04 Release
Summary of 2023.04 Changes Updated co-simulation environment to support both Streaming Interfaces as well as Address Bus Interfaces. More details […] -
Dylan became a registered member 2 years, 1 month ago
-
Tarmo's profile was updated 2 years, 1 month ago
-
Jari became a registered member 2 years, 1 month ago
-
Mark became a registered member 2 years, 1 month ago
-
Jim Lewis replied to the topic Creating Asynchronous Clocks in the forum OSVVM 2 years, 1 month ago
Hi Adam,
Not yet. Are you interested in doing a pull request against TbUtilPkg?Best Regards,
Jim -
Brad Adam started the topic Creating Asynchronous Clocks in the forum OSVVM 2 years, 1 month ago
I’m looking to create a simulation that uses two asynchronous clocks, is there a way within OSVVM to add a delay before starting a clock so that it does not begin generating at time 0 in a simulation?
I’m not seeing any options for this within the CreateClock procedure, is there possibly another function that allows this behavior?
Thanks.
-
Kai became a registered member 2 years, 1 month ago
-
Li replied to the topic LibraryUnit adding scripts to simulate in the forum OSVVM 2 years, 1 month ago
I just want to post my test_harness.pro and testbench.pro files here so you may understand me more clearly. But every time I post the code, it is rejected. How can I post a code segment here?
-
Li replied to the topic LibraryUnit adding scripts to simulate in the forum OSVVM 2 years, 1 month ago
Hi Jim,
thanks for the explanation. If I make the .tcl script the TestCaseName, it will be sourced and the RAM is successfully initialized during the simulation. But I think it is sourced as <TestCaseName>.tcl but not <LibraryUnit>.tcl. Because with any other name it will not be sourced, at least in my project. I have tried testbench name,…[Read more]
- Load More
