Jim Lewis
-
Jim Lewis replied to the topic Compiling with Xcelium in the forum OSVVM 10 months, 2 weeks ago
If you look at the OSVVM *.pro compile scripts you will note there are a number of places where we do not compile certain things – because of a bug in a particular tool.
Note these ports are not
OPEN
. Instead they have a null range, which is a valid range. Please submit a bug against Xcelium for this issue. -
Jim Lewis replied to the topic building issue for modelsim pe 2022.4 in the forum OSVVM 10 months, 4 weeks ago
Hi Rishi,
The issue with 10.5b looks like a bug in that version of the tool. I don’t test with versions that old.Best Regards,
Jim -
Jim Lewis replied to the topic building issue for modelsim pe 2022.4 in the forum OSVVM 10 months, 4 weeks ago
Hi Rishi,
The issue with 2022.4 (quarter or release in 2022 not sure) / 2022.10 (10 probably is month) that says:# ** Error: vhdl_src/std/standard.vhd: (vcom-1576) expecting IDENTIFIER or BODY.
Is a tool install issue. OSVVM does not analyze (compile) the standard package.
Best Regards,
Jim -
Jim Lewis wrote a new post 11 months, 2 weeks ago
OSVVM 2023.09a Release The 2023.09a release adds: Scripts: build/include now support Early detection of file or path not found and better error messages. […]
-
Jim Lewis replied to the topic Scripting dual-language testbench (VHDL / Verilog) in the forum OSVVM 11 months, 2 weeks ago
Hi Adam,
If C_PHY_GEN_TRUE is a top level generic, OSVVM will allow you to specify it for either simulate or RunTest. As long as your simulator supports that, it should work just fine. Generate is resolved at elaboration time – which is the first step of simulation.Have you tried something like this and it failed to work?
Jim
-
Jim Lewis replied to the topic Scripting dual-language testbench (VHDL / Verilog) in the forum OSVVM 11 months, 2 weeks ago
In OsvvmLibraries/Ethernet/TestStandAlone/TestStandAlone.pro, I set the generics for the top level test by doing:
simulate Tb_xMii1 [generic MII_INTERFACE RGMII] [generic MII_BPS BPS_1G]
Here Tb_xMii1 is the name of the configuration for the testharness (named TbStandAlone).
So if you have not already, add top level generics to the…[Read more]
-
Jim Lewis replied to the topic Scripting dual-language testbench (VHDL / Verilog) in the forum OSVVM 11 months, 3 weeks ago
Have you tried:
simulate DUT_test glbl -L unisim [generic C_EXAMPLE_PARAM 1]
What library is glbl in? If it were VHDL and glbl is in the unisim library, the glbl would be referenced as unisim.glbl.
If all of your simulations nee glbl and unisim library, you can do
SetExtendedSimulateOptions "-L unisim"
[Read more]
SetSecondSimulationTopLevel… -
Jim Lewis replied to the topic Pre Compiled OSVVM Libraries in the forum OSVVM 11 months, 4 weeks ago
Did you read: https://osvvm.org/archives/2280
One of the examples is precompiling OsvvmLibraries and then linking to them. Let me know if that answers your questions.
-
Jim Lewis wrote a new post 1 year ago
Working with VHDL Libraries in OSVVM Abstract Small projects may use a single library for all aspects of the project. As projects increase in size separating different chips into separate V […]
-
Jim Lewis wrote a new post 1 year ago
OSVVM EventsUpcoming OSVVM conference/webinar and training classes: September 14 OSVVM in a NutShell, VHDL’s #1 Verification Methodology at Verification Futures C […]
-
Jim Lewis replied to the topic Limitation using MemoryPkg in the forum OSVVM 1 year, 1 month ago
Hi Jorge,
I just came across this again. This issue was addressed in release 2022.08. MemoryPkg now supports data words of any width. A couple of different implementations of MemoryPkg are provided via generic instances). The instance MemoryPkg (and MemoryPkg_X) stores data and X/U’s. The instance MemoryPkg_NoX stores only data and X’s are…[Read more] -
Jim Lewis wrote a new post 1 year, 1 month ago
Requirements Tracking with OSVVM, Part 2 OSVVM release 2023.07 updates OSVVM’s Requirement Tracking (aka Specification Tracking) capability so that HTML and CSV based merged requirements reports a […]
-
Jim Lewis wrote a new post 1 year, 1 month ago
OSVVM 2023.07 Release Summary of 2023.07 Changes AlertLogPkg: Added WriteRequirementsYaml to write requirements for a test case into a YAML file ReportPkg: In […]
-
Jim Lewis replied to the topic Learning OSVVM with AXI4 in the forum OSVVM 1 year, 2 months ago
Hi Joseph,
A pro file is tcl plus a procedure abstraction layer that replaces the calls to vlib, vmap, vcom, vlog, and vsim with library, LinkLibrary, analyze, analyze, and simulate (respectively).Sounds like your do file is fairly complicated. Not sure if you can successfully transition it or not. However, here is how to try to do…[Read more]
-
Jim Lewis replied to the topic Learning OSVVM with AXI4 in the forum OSVVM 1 year, 2 months ago
Hi Joseph,
The coverage controls work in a coordinated fashion with the OSVVM scripts that analyze and simulate the design. How about posting your do file – or a representative piece of it and I can suggest how to update it to use the OSVVM script API instead – it is actually quite a bit simpler than using the vendor commands directly.For…[Read more]
-
Jim Lewis wrote a new post 1 year, 3 months ago
OSVVM 2023.05 Release Summary of 2023.05 Changes Co-simulation updates Added split transaction methods for address bus model independent manager Added […]
-
Jim Lewis replied to the topic Writing a Test Plan, Identifying Transactions, and Documenting BFMs/MIT in the forum OSVVM 1 year, 3 months ago
Hopefully this gets the topic started. Hopefully others will comment too. It is a long topic and I probably missed some things. I may have an entirely different perspective than others.
-
Jim Lewis replied to the topic Writing a Test Plan, Identifying Transactions, and Documenting BFMs/MIT in the forum OSVVM 1 year, 3 months ago
Documenting a Verification Component needs to address
- What does the VC need to do
- How do I use the VC
- What transactions does the VC support
I note that the Axi4_VC_users_guide in OsvvmLibraries/Documentation primarily addresses the last two. Rather than addressing the first one, it assumes that is must support all operations on the AXI4…[Read more]
-
Jim Lewis replied to the topic Writing a Test Plan, Identifying Transactions, and Documenting BFMs/MIT in the forum OSVVM 1 year, 3 months ago
Why Randomize
Our goal is to thoroughly test a design. For some designs, directed testing will get the job done.For some designs, there are too many variations to be able to test every variation in the system. Variations can be a multiplying factor in testing a design. If the design can limit the variations in the system, the system can…[Read more]
-
Jim Lewis replied to the topic Writing a Test Plan, Identifying Transactions, and Documenting BFMs/MIT in the forum OSVVM 1 year, 3 months ago
Implementing Transactions
The behavior of a transaction can either be implemented in a verification component (VC) or in the subprogram body (as SendCmd above suggests). Note the acronym BFM means bus functional model and can refer to either a VC or subprogram body. BFM means the model implements only the interface behavior and not internal…[Read more] - Load More